Ahtract -Two new high-speed CMOS logic circuits are proposed and analyzed. One is called the CMOS nonthreshold logic (CMOS NTL), the other the CMOS cascode nonthreshold logic (CMOS CNTL). The CMOS NTL is derived from its bipolar counterpart, which is the fastest bipolar logic, and takes the NOR gate as its basic building gate. It is shown that by applying the nonthreshold principle to CMOS circuits the resultant speed performance can also be highly promoted, but with a sacrifice of dc power consumption. From transient analyses the speed of CMOS NTL is found quite comparable to that of 12L or even ECL and is about 20-60 percent better than that of the conventional CMOS. Meanwhile, the power-delay product of C M O S NTL is smaller than those of 12L and ECL and is nearly the same as that of conventional CMOS operated at high frequency. The CMOS NTL was fabricated and measured, and experimental results have verified its performance.
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I. INTRODUCTION MOS CIRCUITS have played a dominant role in
C digital VLSI/ULSI circuits, mainly due to low dc power consumption. However, conventional static CMOS circuits suffer from low speed and low packing density. Recently, several new static and dynamic CMOS circuits have been proposed to deal with these problems [1]- [5] . Cascoding the differential NMOS logic trees while using only two cross-coupled PMOS devices as loads is the main approach to saving chip area in those new static circuits [1]- [3] . In new dynamic circuits, however, the domino principle is widely used [4], [5] . Of the various new static logic circuits, the differential split-level logic, DSL [3] , derived from cascoded logic [l] , has been used in hgh-speed CMOS complex-gate applications, and has been shown [6] to be the fastest static CMOS logic so far developed. In this study, two new CMOS logic circuits, one called the CMOS nonthreshold logic (CMOS NTL) and the other the CMOS cascode nonthreshold logic (CMOS CNTL), are proposed and shown also to have high speed characteristics. They are compatible in process with conventional CMOS circuits, and are expected to extend the application field of CMOS circuits to higher speed regimes.
The basic circuit structure of the CMOS NTL is derived from its bipolar counterpart [7] , [8] as shown in Fig. 1 . In the bipolar NTL gate, there are two resistors R E and R , which can split the power supply voltage to reduce the output voltage swing. The resistor R E in the negative feedback path results in a nonthreshold-like dc transfer characteristic. The shunting capacitor Cs is used to reduce the negative feedback effect caused by resistor R E and 0018-9200/89/0600-0779$01.00 01989 IEEE thus to enhance the operation speed [7] . It is shown that by applying such a nonthreshold principle to CMOS circuits, the resultant speed performance can also be highly promoted, but at the cost of dc power dissipation.
The nonthreshold principle is then applied to a CMOS NTL circuits will be performed first. Then, the C, effect on the switching speed and performance evaluations for the NTL circuits will be discussed. Next, the principle of CNTL and its application will be described. Finally, experimental results will be shown to verify part of the theoretical predictions. Fig. 2 shows the circuit configuration of a CMOS NTL NOR gate, which is employed as the basic building gate in CMOS NTL. The input signals are applied to the gates of parallel-connected NMOS transistors MNI's. The PMOS M p L and the NMOS MNL serve as resistors to split the power supply voltage to reduce the output voltage swing. Nonetheless, the NMOS M N L introduces a negative feedback effect, which will reduce the switching speed. In order to enhance the operational speed, a capacitor C, can be shunted with M,, between node S and the ac ground node to reduce this effect during switching. Because NOR is a complete logic function, the CMOS NTL circuit can have a straightforward logic construction style and is especially suitable for design automation. It is also possible to obtain NAND structures in NTL forms by stacking several M,,'s. However, it will be shown later that since such NTL NAND circuits have no obvious speed advantages, they are not adopted as the basic NTL circuits.
BASIC ANALYSES OF CMOS NTL CIRCUITS
Typical dc voltage transfer characteristics of CMOS NTL inverters are shown in Fig. 3 (a) and (b) for two different dimension designs. For the solid lines in these figures, the abscissa stands for the input voltage, and the ordinate for the output voltage, and vice versa for the dotted lines. As may be seen from these figures, the transfer curves are quite smooth. This implies no clear cut at the logic threshold. However. the two cross points p and q guarantee a correct logic operation. This is why the name nonthreshold logic is adopted. The output voltage swing of the NTL gate is designed to be about 3.5 V for a 5-V power supply, so that good noise immunity can still be retained. It is seen that the transfer curves of Fig. 3(b) have larger open eyes than those of Fig. 3(a) ; thus the design of the former has higher noise immunity than that of the latter. Through several simulations, it is found that the dimension design of Fig. 3(b) for the CMOS NTL inverter is stable for a typical process fluctuation range in that there are always two cross points, p and q, in the transfer characteristics.
The first-order current equations are applied to analyze the dc characteristics of CMOS NTL gates and to obtain an approximate dimension design guideline. For a CMOS NTL inverter, the following equations can be obtained: where I,,(,, is the dc gate current when the output voltage is low (high). Given ( W / L ) P l~, (W/L) ,vl, and VI^, and making some approximations, the dc characteristics of the CMOS NTL inverter can be formulated. Detailed derivations are performed in the Appendix. Table I lists the SPICE-simulated dc characteristics of several CMOS NTL inverters with different dimension ratios among MPL, MN,, and MNL. The transfer characteristics of Fig. 3 (a) and (b) correspond to cases a and d , respectively, of Table I . The device parameters adopted in the simulations are of a 2-pm p-well CMOS process. AS compared with the SPICE simulation results, hand calculations using the derived equations have an error within 20 percent if the mobility degradation due to the electric field is considered. Thus, these equations can be used as good design guidelines.
The CMOS NTL can receive the conventional CMOS signal directly, and vice versa. When a conventional CMOS gate comes after a CMOS NTL gate, the dimension design of the conventional CMOS gate is similar to the case where it is connected after a TTL gate, except that the logic transfer voltage should be adjusted to be equal to that of the NTL gate. On the other hand, because the voltage swing of a conventional CMOS gate fully covers that of a CMOS NTL gate, the CMOS NTL can then be connected immediately after the CMOS gate.
PERFORMANCE EVALUATIONS FOR CMOS NTL GATES

A. Speed and Power
Because the NMOS MNL results in a negative feedback effect, the switchng speed will degrade. By shunting MNIwith a capacitor C,, the negative feedback effect can be reduced during switching, and the speed is improved without an increment of power dissipation. To evaluate the extent of the improvement by increasing the value of C,, transient simulations on NTL inverters were performed. Since the characteristic waveform [15] , [16] is the actual internal voltage waveform within an IC chip, it is more adequate to evaluate the speed performance from the characteristic waveform timing. To obtain the characteristic waveforms and their signal timing, a string of identical gates is excited and the output waveforms at the nodes of intermediate stages are observed. In the following descriptions, the average delay time of a gate is defined as half of the pair delay in the characteristic waveform case. For the characteristic timing, the average delay time of each stage gate is identical, and the delay time through N gates in series will be proportional to N [15] , [16] .
The simulated rise delay time tplh, the fall delay time t,,,, and the pair delay time t, versus the C, value are plotted in Fig. 4 . The curves are monotonic decreasing. It is seen that the fall delay time t,,, is greatly improved by increasing the C, value slightly from zero because the main effect of Cy is to reduce the negative feedback effect on the series resistance in the discharging path from the output to the ground. On the other hand, the delay rise time t,,, is also improved because a faster falling input waveform results in a faster rising output waveform. All the improvements become saturated as the C, value increases further. It is found that a 0.2-0.25 pF C, is suitable for the 2-pm CMOS process. showing that the shunting capacitor C, is implemented by a MOS transistor.
From Fig. 4 , it is seen that the speed of CMOS NTL is quite comparable to that of 12L [9] or even ECL [lo] .
Moreover, the minimum power-delay product of a CMOS NTL gate can be as small as 0.15 pJ for the 2-pm CMOS process. This value is smaller than the typical values of 1.0-1.8 pJ in ECL [lo] and 0.6-1.0 pJ in 12L [9] and is nearly the same as that of 1-pm standard CMOS logic [ll] under high-frequency operations. However, unlike the conventional CMOS logic, the CMOS NTL has dc power dissipation. By using the same CMOS device parameters, the SPICE-simulated delay times of CMOS NTL inverters, NOR gates, and NAND gates are shown in Table 11 , where all the delay times are normalized to those of conventional CMOS inverters, NOR gates, and NAND gates, respectively. In this comparison, the device dimensions of conventional CMOS circuits are optimally designed so that in a CMOS inverter gate the ratio of the device dimension of the PMOS device to that of the NMOS device has a value near ,,'= according to [12] . The inverters with a subscript a (or d ) in Table I1 denote that their device dimensions follow the design in case a (or d ) in Table I . For both types of NTL inverters with a C, of 0.25 pF, their delay times are found to be 0.59-0.44 times as small as those of conventional CMOS inverters. It is also found that the efficiency of C, in enhancing switchng speed in case d is hgher than that in case a. Besides this, the noise immunity of case d is better than that of case a , as described in the previous section; thus only case d is considered in simulating NTL NOR and NAND gates. In Table 11 , the number after the gate name denotes the fan-in number, e.g., the two-input NOR gate is denoted by NOR2. It is seen that the speed advantage can still be kept in NTL NOR gates. However, in multi-input NAND cases, NTL circuits do not have a better speed performance than the conventional CMOS NAND gates unless the shunted capacitance is larger than 0.25 pF. This is why only NOR gates are adopted as the basic gates in the developed CMOS nonthreshold logic.
The fan-out effects of NTL gates are shown in Table 111 . Here again, the delay times of NTL gates are normalized to those of CMOS gates. Because of smaller input capacitance, the speed advantage can also be found in multiinput, multi-fan-out NTL NOR gates.
B. C, Realization and Area Comparisons
Two problems are encountered in realizing the shunting capacitor C,. One is how to realize it; the other is the implementation area. The method to implement it is technology dependent. In a single-metal p-well CMOS process, the method shown in Fig. 5 is found to be the most suitable. In Fig. 5 , the CLy is implemented by a MOS transistor. The gate of the MOS transistor is connected to VDD, and its source and drain nodes are tied together and connected to node S in the NTL gate. A large voltage difference between the gate of the MOS transistor and node S makes the transistor work in the linear region to provide a large gate-to-source/drain capacitance, and the very low node voltage swing at node S makes the capacitance stable. In the 2-pm CoMOS process, the nominal gate oxide thickness to, is 250 A, so an area of about 144 pm2 is needed to implement a 0.2-pF C,. It is expected that if an advanced technology such as the trench technology [ 131 can be used in realizing C.y, the area needed can be greatly c o n t a c t CMOS Fig. 6 . Layout diagram of a CMOS N T L inverter using 2-pm design rules.
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1.00 1.00 1.00 reduced. A layout diagram of an NTL inverter using 2-pm single-metal CMOS design rules with the C, realized by a MOSFET is given in Fig. 6 . Based upon the same design rules, layout diagrams of various conventional CMOS gates and CMOS NTL gates with C, equal to 0.25 pF were generated. Layout-area comparisons are shown in Table IV , where the area of each conventional CMOS gate is normalized to unity. It is seen from this table that the layout area of an NTL inverter gate is really larger than that of a conventional CMOS inverter because of the extra area needed for C,. However, for all gates more complex than a two-input NOR gate, the areas of the NTL gates become compatible to or even less than those of the corresponding conventional CMOS gates, due to the redundant device usage in conventional CMOS gates. Therefore it is realized that the extra area needed for C, is tolerable for those complex gates.
From the results in the previous sections, we have seen that CMOS NTL circuits can have a very high speed performance. They are therefore especially suitable for applications requiring high speed. The penalty paid is the high static power consumption. In some applications, there can be a trade-off between speed and power. To achieve such a trade-off, another logic circuit, called the CMOS cascode nonthreshold logic (CNTL) circuit, is developed. The basic idea in implementing the logic is to apply the nonthreshold logic to the recently developed cascode structures The CNTL principle is shown in Fig. 7(a) , and the basic CNTL gate can be reconfigured as in Fig. 7(b) , just as the DSL circuit [3] . The circuit structure is similar to the differential split-level logic (DSL), but the electrical behavior is essentially different. Like all cascode logic circuits, the CNTL has a differential cascode voltage switch (DCVS) tree [l] , [3] constructed by NMOS devices. Similar to the DSL circuit, two cross-coupled PMOS devices are used as loads, and two NMOS devices, MN1 and M N 2 , are inserted between the PMOS loads and the NMOS logic tree to split the supply voltage to reduce the output voltage swing. However, the gates of the two NMOS devices M,, and M N 2 are connected together to VDD, not to a reference voltage yef as in the DSL circuits. So the voltage reference circuit and the routing area needed for yef are eliminated.
Q and 0 are two true output nodes, and F and F are two pseudo-output nodes which have smaller voltage swings and can be used for wire routing among different gates as in the DSL circuit. The main difference between the CMOS CNTL and the DSL circuit is that the two NMOS devices, M N 3 and MN4, and the two shunting capacitors, C, , and Cs2, are added below the DCVS tree to form the nonthreshold circuit. The shunting capacitors can be implemented by using MOS transistors as in the NTL case. Unlike the basic NTL circuit, whch connects the gate terminal of M N L to VDD, the gate terminals of M N 3 and MN4 in the CNTL gate are connected to the nodes F and F, respectively, to make the layout of Fig. 7 (b) more compact. It is found that this connection does not affect the negative feedback effects of MN3 and M, .
As expected, the NMOS MN3 and MN4 can further reduce the output voltage swing, and their negative feedback effects can be reduced by C, , and Cs2.
The DCVS trees for the sum and carry outputs of a CNTL full adder are shown in Fig. 8 . The device dimensions of the MOS's, Mpl. M p z , M,Y1, M,%,, Mhr3, and M,,, and the simulated dc characteristics are shown in Table V implemented adders, and that of the conventional CMOS adder is the slowest. The speed of the CNTL adder, although slower than that of the NTL adder, is still higher than that of the DSL adder. Moreover, the power dissipation of the CNTL circuit is nearly half that of the DSL circuit. Thus, the CNTL circuit has a smaller power-delay product than the DSL circuit. It can be seen from Table VI that the NTL circuit is faster than the CNTL circuit. However, the CNTL circuit has a much smaller dc power dissipation due to the use of the cross-coupled loads and the complex cascode A01 circuits. Generally, the NTL circuits and the CNTL circuits have different features to meet different requirements or specifications.
The C, effect on the speed of CNTL gates is shown in Fig. 9 . The shunting capacitor can also reduce the negative feedback effect and improve the speed. However, its effect is not so significant as in NTL gates because of the NAND/AND circuit structure used in CNTL gates. A capacitance value of 0.2-0.25 pF is selected for the 2-pm CMOS technology as in the NTL gates.
V. EXPERIMENTAL RESULTS
Some experiments were performed to verify part of the simulated results. Several strings of 71-stage ring oscillators were designed and fabricated to measure the average delay time of NTL inverters and two-input NTL NOR gates using a standard 2-pm single-metal p-well CMOS process. For comparisons, similar test structures were also designed and fabricated for conventional CMOS inverters and twoinput NOR gates. The C, values in the fabricated NTL gates are all chosen to be 0.25 pF. A chip photomicrograph is shown in Fig. 10 . The measured dc transfer characteristic of the fabricated NTL inverter is shown in Fig. 11 , which is very close to the simulation results. The measured output waveforms of the fabricated ring oscillators with two-input NTL NOR gates are shown in Fig. 12 , and the measured timing data are listed in Table VII . It is seen 
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Gates Performance NTL/CMOS that the measured delay time of the NTL inverter is about one-third that of the conventional CMOS inverter, and the delay time of the NTL NOR gate is about one-fourth that of the conventional CMOS NOR gate. These experimental observations are all consistent with the theoretical predictions described in Section 111.
VI. CONCLUSIONS
In this paper, two novel static CMOS logic circuits are proposed, analyzed, and partly chip-tested. First, the CMOS nonthreshold logic (CMOS NTL) is shown to be the fastest logic of the various static CMOS logic circuits. It has a simple logic construction style. The other new CMOS logic. the CMOS cascode nonthreshold logic (CMOS CNTL), is also shown to have a high speed performance. It offers a suitable trade-off between the high speed characteristics of the NTL circuits and the low power characteristics of the cascode CMOS circuits. We believe that these two new hgh-speed logic circuits will extend the application regime of digital CMOS IC's. Given K p , . K,,, and V,, K,,, VI,. VyH. and Vsr can be solved from the dc current equations in (1) and (2). Making a reasonable assumption that ( VDD -+ 0 in (2). then Substituting ( A l ) into (1) 
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